

A Concurrent Real-Time White Paper

# SIMulation Workbench<sup>®</sup> and HIL testing at Ford Motor Company

Charlie Johnston Concurrent Real-Time

Tim Cardanha Ford Motor Company

# Background

In the August 2003 issue of SAE Automotive Engineering International magazine, Ford and Concurrent first published "Virtual Powertrain, Real Results", describing the architecture of the Ford ECU HIL developed in partnership with Concurrent. This article laid out the now generally accepted primary reasons for automotive HIL testing - ECUs are often available before vehicles, bench testing is faster/easier/more repeatable than in-vehicle testing, HIL testing can be automated, to name just a few.

That architecture was built around Concurrent's quad-CPU computer running Concurrent's PowerMAX OS. It was generic in some ways (in that it was reconfigurable for different tests and ECUs) and inflexible in others (hand-coded C and Fortran modules, custom coded I/O, and an ad-hoc test manager). While modular, the architecture was somewhat inflexible in terms of growth and the addition of new capabilities. Adding new simulation components, like MATLAB/Simulink derived components, was difficult and time consuming, or simply impossible.

#### Introduction

Technologies have evolved greatly over the intervening decade. On the software front, there has been a move away from hand-coded models to high-level modeling tools like Simulink, SIMPACK, Dymola, etc. These may be plant models, virtual control models, driver behavior models, models of the environment, etc. They are typically much higher fidelity models than the hand-coded variety, but at the expense of higher complexity "under the hood"; that is, when the model is converted into a form usable by a real-time HIL simulator.




Fig. 1 - HIL Simulation Architecture

Simulations may need to support multiple models, each with sub-components running at multiple rates (Fig. 1). All of this being said, there must still be the capability to incorporate legacy software that has not yet, or will never be, migrated to the newer tools. All of this complexity must be managed.

Ford has advanced along with technological changes and now embraces a more modelbased approach to testing. Formerly hand-coded plant models are now Simulink-based. Multiple organizations are sharing models and new test methodologies are being defined in a way to increase efficiency and reduce redundancy across the company. The groups that are customers of the HIL labs are also embracing these technologies, and increasingly want to supply additional modeling components as higher-level models as well.

# SIMulation Workbench Overview

Concurrent's SIMulation Workbench (SimWB) is a simulation configuration and management tool. Running under Concurrent's RedHawk Linux real-time operating system on Concurrent computers, SimWB pulls together all of the software components into a test framework that is easily configured and managed by the user. Support is provided for models developed under Simulink, Simscape, SIMPACK, GT Power, VI Grade, CarSim, veDYNA, Dymola, OpenMP, MapleSim, AmeSIM, and any vendor that supports the FMI/FMU standard. Legacy software can be imported with very few changes. The user can configure their simulations to use models from any combination of these sources. Many of these packages result in tasks (running programs) with multiple threads of execution. SimWB lets the user independently target models and their threads to individual hardware CPUs for increased parallelism, resulting in better overall performance.

#### SimWB Workflow

The SimWB configuration and monitoring tools can be run on either Windows or Linux computers. In its typical usage, a Simulink model is developed and tested within the standard MATLAB/Simulink environment on Windows PCs. There are no special blocks that must be added to the model - not even device I/O blocks. When the user decides the model is complete, he will then use the SimWB MATLAB toolkit to import the model into SimWB on the real-time simulation computer. The PC can be anywhere - it only needs a network connection to the real-time computer. The toolkit guides the user through the two simple steps needed to bring their model into SimWB.

The first step is RTDB (real-time data base) generation. The RTDB essentially defines what things (variables, parameters, signals, etc) in the model will be visible to the outside world. All data in the simulation flows through the RTDB. It is via the RTDB that all I/O, monitoring and control functions are done - all *outside* of the executing model. We will return to the role of the RTDB later.

The final step is to build the model within SimWB. When the source code is generated the appropriate references to the RTDB are inserted into the code. This code is then packaged up and sent to the SimWB and compiled on the real-time computer. At this point the model is now available as a component of a SimWB simulation (also known as a "test").

A test definition is a user-defined set of models (Simulink, Dymola, legacy user code, etc.) that have been brought into SimWB and that we want to run together, along with their associated RTDB. To run our HIL test, I/O will be needed. I/O definitions are actually part of the RTDB. I/O "mapping" between channels and RTDB variables are all done via board-specific GUIs (Fig. 2). You can see the board-level device options selected on the upper left panel. The lower left panel shows all the channels on this device. To the right, this panel shows all the RTDB items that this channel can be mapped to. The user simply checks the box next to the RTDB item name to map it.

Side Tabs: 🖌 Filter: All								
Side rabs: V Filter;All	•	Mapping	- 🖬 🖬 ? ?					
Board Settings			lame Po	oint Type	I/O Mapping	С Туре	Description	
Voltage Range: -10V to +10V	Differential Input: 🖌	AI64 1 C	103 PC 4 A AI			double		
						double		
Raw Units: Count								
				A	J64LL-1 Ch:06			
	Point(s)							
16								
17					IN THE & OTHER			
18								
19	-							
• III								
		I I I - CAP ACC	N HI			uuuule		
		Search		4 4				
Severity Source	Message	5earcii.		· ·				
ounce	riessage							
	Voitage Range:         10V to +10V           Raw Units:         Count            Channel         Mapped            10         AI64_1_CH10            11         AI64_1_CH12            12         AI64_1_CH13            14         AI64_1_CH14            15         AI64_1_CH15            16         1_CH15            17         18            19	Voltage Ramge:         10V to +10V         V         Differential Input:         V           Raw Units:         Count         V         Mapped Point(s)         Image: Count         Image: Count	Voltage Range:         10V to +10V         Differential Input:                A464_1_C (II             A464_1	Voltage Range:       10V to +10V       Differential input: <ul> <li>Al64_1_CH03_PC_4_A</li> <li>Al64_1_CH03_PC_6_A</li> <li>Al64_1_CH03_A</li> <li>Al64_1_CH03_A</li> <li>Al64_1_CH13_A</li> <li>Al64_1_CH13_A</li></ul>	Voltage Range:       10V to +10V       Differential Input: <ul> <li>Al64_1_CH03_PC_4_A</li> <li>Al64_1_CH03_PC_4_A</li> <li>Al64_1_CH03_PC_6_A</li> <li>Al64_1_CH04_PC_7_A</li> <li>Al64_1_CH03_PC_6_A</li> <li>Al64_1_CH03_PC_6_A</li> <li>Al64_1_CH10_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH13_A</li> <li>Al64_1_CH13_A</li></ul>	Voltage Range:       10V to +10V       Differential Input: <ul> <li>Als64_1_CH03_PC_4_A</li> <li>Als64_1_CH04_PC_5_A</li> <li>Als64_1_CH05_PC_6_A</li> <li>Als64_1_CH05_PC_6_A</li> <li>Als64_1_CH05_PC_6_A</li> <li>Als64_1_CH07</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH08</li> <li>Als64_1_CH10</li> <li>Als64_1_CH10</li> <li>Als64_1_CH11</li> <li>Als64_1_CH12</li> <li>Als64_1_CH12</li> <li>Als64_1_CH13</li> <li>Als64_1_CH13</li> <li>Als64_1_CH13</li> <li>Als64_1_CH13</li> <li>Als64_1_CH13</li> <li>Als64_1_CH14</li> <li>Als64_1_CH13</li> <li>Als64_1_CH14</li> <li>Als64_1_CH13</li> <li>Als64_1_CH13</li> <li>Als64_1_CH14</li> <li>Als64_1_CH13</li> <li>Als64_1_CH14</li> <li>Als64_1_CH14</li> <li>Als64_1_CH15</li> <li>Als64_1_CH15</li> <li>Als64_1_CH14</li> <li>Als64_1_CH15</li> <li>Als64_1_CH15</li> <li>Als64_1_CH15</li> <li>Als64_1_CH15</li> <li>Als64_1_CH14</li> <li>Als64_1_CH14</li> <li>Als64_1_CH15</li> <li>Als64_1_CH15</li></ul>	Voltage Range:       10V to +10V       Differential Input: <ul> <li>Al64_1_CH03_PC_4_A</li> <li>Al64_1_CH03_PC_5_A</li> <li>Al64_1_CH03_PC_5_A</li> <li>Al64_1_CH05_PC_6_A</li> <li>Al64_1_CH05_PC_6_A</li> <li>Al64_1_CH05_PC_6_A</li> <li>Al64_1_CH06_PC_6_A</li> <li>Al64_1_CH06_PC_6_A</li> <li>Al64_1_CH06_PC_6_A</li> <li>Al64_1_CH06_PC_6_A</li> <li>Al64_1_CH07</li> <li>Al64_1_CH06_PC_6_A</li> <li>Al64_1_CH07_A</li> <li>Al64_1_CH06_PC_6_A</li> <li>Al64_1_CH07_A</li> <li>Al64_1_CH07_A</li> <li>Al64_1_CH08_A</li> <li>Al64_1_CH08_A</li> <li>Al64_1_CH08_A</li> <li>Al64_1_CH10_A</li> <li>Al64_1_CH10_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH11_A</li> <li>Al64_1_CH13_A</li> <li>Al64_1_CH13_A</li> <li>Al64_1_CH13_A</li> <li>Al64_1_CH13_A</li> <li>Al64_1_CH14_A</li> <li>Al64_1_CH14_A</li> <li>Al64_1_CH14_A</li> <li>Al64_1_CH14_A</li> <li>Al64_1_CH15_A</li> <li>Al64_1_CH15_A<!--</td--><td>Voltage Range:       10V to +10V       Differential Input:       <t< td=""></t<></td></li></ul>	Voltage Range:       10V to +10V       Differential Input:       Differential Input: <t< td=""></t<>

ser Edit RTDB & I/O Program Test Monitor Third Party Tools He

#### Fig. 2 - I/O Mapping of GSC AI64LL Channels (right) to RTDB Items (left)

Once an association (or "mapping") is made between an RTDB item and an I/O channel then whenever SimWB runs the test it will automatically start the software needed to perform that I/O operation. These I/O operations are completely outside of the execution of the running model(s) - inputs are always written into the RTDB before the model(s) run, and outputs are always gathered after the model(s) have completed a time step. The running model has no notion of I/O - its inputs are simply there in the RTDB when it needs them. Because of this independence, I/O devices can be replaced, channels remapped, etc., without ever having to touch a test model.

#### Using SimWB at Ford Motor Company

In a recent SimWB-based HIL ECU setup, the Ford plant model, developed in Simulink, is some 7200+ blocks in size. The SimWB real-time computer system is a 16-core server running Concurrent's RedHawk OS. All the I/O resides in a separate 20-slot PCI chassis directly connect to the server. All I/O boards are COTS (commercial off-the-shelf) except two (Concurrent developed analog output and PWM input cards which are much faster than their COTS alternatives).

An additional component required for the HIL is the inclusion of the Ford developed signal conditioning and fault insertion (SCFI) subsystem and its software. This software - legacy C code running in the previous generation HIL system, needed to be incorporated into SimWB. The software was designed to monitor requests via shared memory, and to control the SCFI subsystem via a serial interface. SimWB API calls were added to the software to allow control by the SimWB scheduler. The shared memory monitoring and status reporting sections of the code were modified to read and write RTDB locations using other SimWB API calls. The configuration files used by the previous generation system could be used as-is on the new system. It took about a day to modify the software. The software was brought into SimWB as a "user model", and is now available to be included in any test definition.

In order to achieve platform-independent test specification, Ford developed a PC-based test editor and Python back-end that incorporates the ASAM HIL interfacing protocol. The ASAM HIL spec defines a "model access port" and a collection of API's that can be used to both provide plant model stimulus and define data capture tasks. SimWB provides plant model access to ASAM HIL test tools via the ASAM package available in the SimWB Python Toolkit (PYToolkit), available for Linux and Windows. The Ford editor lets the user define test sequences that can be run separately or in groups. The test sequence may involve one or more stimuli (signal generators), one-shot variable changes, timing events, logical and data-driven events, and definitions of capture tasks. Capture tasks can be time based or event driven based on plant variable values. Data from captures are automatically stored for subsequent analysis. Since all test definitions are built on top of the ASAM standard, these tests can be executed on any real-time target that supports the standard. This allows test management and target technologies to evolve independently without the need to "rework" the interface between them (because it is controlled by the ASAM standard).

At times the Ford engineers need to interactively "drive" the simulated vehicle. Using SimWB user models made adding this interaction easy and modular. Sound and USB pedals were added as optional test components via user models that can be pulled into any test definition. The sound model uses plant model RPM and crank to modify and playback a sound file. The output is fed directly into an RTDB location that is mapped to an analog output channel driving a speaker. The pedal model takes USB throttle, brake and clutch inputs from a gaming controller and feeds those values into the appropriate RTDB items for input to the plant model. This is in addition to the standard SimWB RTViewer GUI which provides the user complete visibility into the RTDB. Variables can be modified, displayed, or plotted with just a few mouse clicks. Signal generators are easily defined and can be attached to any variable and controlled via run/stop/pause buttons. The interactive environment also takes advantage of the rich set of display and control widgets available from the SimWB human/machine interface (HMI) or GUI builder. These widgets include things like buttons and sliders, gauges, LED's and active SVG elements. The display widgets can be connected to any item in the RTDB. They are Java based, so the same HMI will work on either Linux or Windows. As an example, Fig. 3 is an HMI that Ford test engineers use to drive the simulation and monitor a few key model outputs.



Fig. 3 - Ford HMI

r File Edit RTDB	& I/O Progr	am Test Monitor	Third Party Too	ls Heln			_						
o kilo Edit Hrbb					ABC	tn0, AT A	x x		m 20 2	2 2 5 1RT	s 🖭 🚳 🌆 🔳		22,956 Running
	r.					A. 10	<del>0</del> ]=3	2 1					12,550 Running
bad Map 🖨 VO Maj	opings 🗙	Real-Time Viewer 🗗 🗙	HMI Builder	5 X									
Real-Time Viewe	ər	ETC_Vars.	tv3										
Filter:			<u>.</u>	Get/Set Va	alue	Scheduler Info	Scri	pt I/O F	rms Set / Captu	re			
D Points Paramet	ers Signa	Is		Eramo Co	unt 25	23,959 (0h 05m 2	2.050)	4		Ex	ecution Frame: 1,000 µs		Details: 🗹 Max:
Parameter		Value	С Туре	Frame R			5,5531		0.0	125.0	250.0	375.0	500.0
	APP2_E		A		utor re		_	CPU: 1	55	1	1	1	
	- BCS_Bi			Synchron	ious	Asynchronous	3		scheduler				
	- Bias			Ord 🔺	Cpu*	Task	Avg	CPU: 2	1	1			14
	- Bias1					LOOP		1000000					adlink7258out_1
	P Bias13			8			1						12
	- Bias2				-	scheduler							adlink7256out_3
	- Bias23		-	1	4	pas2080in_1							adlink7256out_2
	- Bias24			1	6	ai64II_2							
	Bias24			1	5	pas2080in_2							canout_1
	- Bias26			1	3	pas2080in_3	2				207		
				2	3				1	1	(0)		
	P Bias29			2	2		-	CPU: 3	253	Al free			
	CH5_Bi						1		pas2080in_3				pas2080out_3
	- CHT_Bi			3	3	pas2080out_3					4		
	CKCP_E			3	4	pas2080out_1		CPU: 4	1		(0)		
	P ECT_Bia			3	5	pas2080out_2		CPU:4	pas2080in_1				37
	- Val		double	3	2	adlink7256out_	1	CPU: 5	public com_r	-			32
	- EOP_Bi	as		3	6	powerdaqao_1		CPU:5	67 0.ac2080/n.2	-			pas2080out_2
	<ul> <li>FLP_Bia</li> </ul>	IS		3	2			CPU: 6	pinceson				partoover_2
	- FRP_Bia	is		1.000		canout_1		CPU:6	37 ai6411_2				powerdagao_1
	- FTPT_B	ias1		3	2	adlink7256out_			and might				percendence.
	🗢 Gain			3	2	adlink7256out_	2						
	On Coint		•			IDLE	4	4			- A	1	
Add to Charts	Add to Tabl	e Show charts		4	1		Þ	Zoom	1				
du to charts	Add Io Tabl	Silo <u>w</u> charts					tere.	20011	-			~	
Simulator Messages	cfgsrv log												
<b>b</b>													
Time	Severity	Source								Message			
03/12 17:03:37.976	INFO	RTW	MODEL		i	nitialized !							
03/12 17:03:37.678	INFO	A STREET		'/usr/local/ccur					.conf				
03/12 17:03:37.676	INFO	scheduler				Hz, frame length:	1000 Use	c, run until	topped				
03/12 17:03:37.374	INFO	cfgsrv		dependencies t			1						
03/12 17:02:39.140	INFO	cfgsrv		n logged out fri									
03/12 17:02:05.582	INFO	cfgsrv			ogged in from 'atlas.srl.ford.com'								
03/12 16:28:04.796	INFO	cfgsrv		min logged out from 'atlas.srl.ford.com'									
03/12 16:28:04.494	INFO	cfgsrv		fmin logged in from 'atlas.srl.ford.com'									
03/12 16:25:44.239	INFO	cfgsrv		n logged out fro									
03/12 16:25:43.902	INFO	cfgsrv		n logged in fror									
03/12 16:23:19.413 03/12 16:23:19.110	INFO INFO	cfgsrv		n logged out fro									
03/12 10.23:19.110	INCU	cfasrv	user adm	n loaged in from	m adas.	sit.ioig.com							

#### Fig. 4 - RTViewer

Left pane - RTDB item selection for "peeking" and "poking" Center/Right pane - scheduling data/graph during the session Lower pane - message window

In Fig. 4 you see this test running. The I/O tasks can be clearly seen graphically in the righthand pane. On CPU 1 is the SimWB scheduler. The input I/O tasks are to the left, the output tasks to the right. The plant model and an associated task are in the middle (both starting just before the 250 µsec mark, their names have been redacted). This clearly shows that the model cycle, including all I/O, completes in approximately 560 µsec (of a 1000 µsec frame). This is a real-time display that updates as the test is run. An interesting note here is that the pas2080in\_3 task seems to be rather long. This is a candidate for optimization by moving some of the inputs from that board to one or both of the pas2080in\_1 and \_2 boards in an effort to balance the load and give more time to the plant model if needed. Because of the independence of I/O from the model in SimWB these changes can be made without model modification or rebuild.

### Conclusion

In order to support the higher complexity of today's advanced modeling technologies, Ford needed a tool to provide a framework for real-time simulation that was easy to use, flexible and open. The tool needed to integrate with Ford's vision of a target agnostic simulation computer, and still be open enough to integrate legacy application software. SimWB provided that framework. Models from today's most advanced packages are easily integrated alongside legacy code, moving virtually untouched from the desktop to the simulation target without need of modification. And by designing to the ASAM HIL specification, the Ford test editor can communicate with and control SimWB as a fully supported ASAM HIL model access port via the SimWB PYToolkit. This approach is enjoying successful use today, and should take Ford ECU HIL testing well into the future.

# Glossary

COTS	Commercial Off-The-Shelf
CPU	Central Processing Unit (on the SimWB host)
ECU	Engine Control Unit
GUI	Graphical User Interface
HIL	Hardware in-the-loop
HMI	Human/Machine Interface
OS	Operating System
RTDB	SimWB Real-time Database
SCFI	Signal Conditioning and Fault Insertion
SimWB	SIMulation Workbench
SVG	Scalable Vector Graphics